紀要論文 ASIC設計手法を用いたビット幅拡張CPUの設計
ASIC セッケイ シュホウ オ モチイタ ビットハバ カクチョウ CPU ノ セッケイ
Chip Design for a CPU with 8-bit Wide Datapath by means of Application Specific Integrated Circuit

鈴木, 貴斗  ,  江口, 一彦  ,  五島, 敬史郎

(50)  , pp.123 - 128 , 2015-03-31 , 愛知工業大学
ISSN:18833217
NII書誌ID(NCID):AA12337561
内容記述
"In recently, hardware description language (HDL) is the most powerful tools for the design and development of Large Integrate Circuit (LSI). LSI circuit using ASIC (Application Specific Integrated Circuit) technology has advantages for such as low consumption and short processing time. In this paper, we designed a CPU (Central Processing Unit) with large register memories and 8-bit wide detapath for the purpose of the increase processing capability. And we fabricated a custom LSI using the ASIC technology."
本文を読む

http://repository.aitech.ac.jp/dspace/bitstream/11133/2877/1/%e7%b4%80%e8%a6%8150%e5%8f%b7%28p123-p128%29.pdf

このアイテムのアクセス数:  回

その他の情報