||New Measurement Base De-embedded CPU Load Model for Power Delivery Network Design
Okano, Motochika ,
Watanabe, Koji ,
Naitoh, MasamichiOmura, Ichiro
2015 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia)
2293 , 2015-06 , IEEE
CPU load model including on-chip wiring and package interconnection has been required for printed circuit board (PCB) design of digital products according to the improvement in the speed of CPU operation in recent years. Especially, accurate power delivery network (PDN) information inside CPU is indispensable for PCB design according to requirement of low-impedance and the broadband (from DC to GHz) from the inside of CPU to DC-DC converter. While the detailed impedance information inside CPUs is not disclosed to PCB board designers with the complicated back-end and front-end production design for CPU chip and package. This paper aims to establish new methodology to extract CPU load model with combination of measurement and simulation. The method is simple yet powerful for high-end CPU board design.
2015 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia 2015), June 1-5, 2015, Seoul, South Korea