学術雑誌論文 A Subthreshold Low-Voltage Low-Phase-Noise CMOS LC-VCO with Resistive Biasing

Bae, Jungnam  ,  Radhapuram, Saichandrateja  ,  Jo, Ikkyun  ,  Kihara, Takao  ,  Matsuoka, Toshimasa

6 ( 5 )  , pp.136 - 142 , 2015-05-22 , Scientific Research Publishing
ISSN:2153128521531293
内容記述
This paper presents a low-phase-noise LC voltage-controlled oscillator (LC-VCO) with top resistive biasing in subthreshold region. The subthreshold LC-VCO has low-power and low-phase-noise due to its high transconductance efficiency and low gate bias condition. The top resistive biasing has more benefit with the feature of phase noise than MOS current source since it can support the low-noise characteristics and large output swing. The LC-VCO designed in 130-nm CMOS process with 0.7-V supply voltage achieves phase noise of -116 dBc/Hz at 200 kHz offset with tuning range of 398 MHz to 408 MHz covering medical implant communication service (MICS) band.
本文を読む

http://ir.library.osaka-u.ac.jp/dspace/bitstream/11094/51763/1/CS_6-5-136.pdf

このアイテムのアクセス数:  回

その他の情報